


# 28: Verification

# 28.1 Testbench Strategies

# The Basic Testbench



# Verification Plan

- As the design develops, do you want to keep testing the same things?
  - Check to see that the design has not been broken (regression testing)
  - Check new things
- One simulation run? Or a number of smaller simulations?
- Need to write a verification plan – what to verify, when, how

# Divide and Conquer

- Your design isn't one huge monolithic block
- Why should the testbench be like that?
- Issues:
  - Verification plan probably requires many different tests
  - Need to test several versions of the design
  - Create environment around the design
- Objectives:
  - Flexibility
  - Low-effort maintenance and enhancement
  - Reliability
  - Re-use

# Monolithic Testbenches are Inflexible

- Consider what would need to be changed to run different test cases
  - *test case* = group of tests required by one aspect of the verification plan, run as one simulation
- Stimulus generator and file output writers would need to change
- Top-level testbench then changes to accommodate them

# Package Useful Functionality

- High-level component models for other parts of the system
- Stimulus generator
- Output checker
- Logging and monitoring
- Utility functions (application-specific calculations)


# 28.2 Verification Methodologies



# Standards

- Universal Verification Methodology (UVM) is an industry standard for verifying designs.
  - SystemVerilog class library for simulation
- cocotb is an open source approach backed by Synopsys, Cadence, Siemens, Aldec
  - Python class library
- Similar objectives, but very complex
- Here, we will look at a simplified approach

# Testbench structure




# 28.3 Coverage

# Coverage

- The quality of a test can be defined in terms of its *coverage*
- Various metrics:
  - Lines of code
  - Branches in code
  - Range of outputs
  - Bits toggled (0 -> 1, 1 -> 0)
  - Assertions

# Statement Coverage

- After simulating for some cycles, we can see that every line has been executed
- Good! But what does this tell us about meeting the specification?
- Same with branches, toggle
- AI/ML tools can generate tests for this kind of cover



The screenshot displays the 'Code Coverage Analysis' window, titled 'Statements - by instance (/test\_fir\_param/CUT)'. It shows a list of statements from the file 'fir\_param.sv' with a green checkmark next to each line, indicating 100% coverage. The statements are as follows:

```
52 always_ff @(posedge ck)
55 for (int i=STAGES-1; i >= 1; i--)
56 samples[i] <= samples[i-1];
57 samples[0] <= in;
61 always_ff @(posedge ck)
63 address <= '0;
65 address <= address + 1;
69 always_ff @(posedge ck)
71 sum <= '0;
73 sum <= sum + samples[address] * coefficients[address];
75 always_ff @(posedge ck)
77 out <= sum[2*BIT_WIDTH-2:BIT_WIDTH-1];
81 always_ff @(posedge ck, posedge rst)
83 state <= waiting;
85 state <= next_state;
88 always_comb
93 next_state = loading;
95 next_state = waiting;
96 load = '0;
97 count = '0;
98 reset_accumulator = '1;
99 output_ready = '0;
```

The bottom of the window shows a tabbed interface with 'Analysis' selected, and other tabs for 'Assertions', 'Cover Directives', and 'Covergroups'.

# Example

```
always_ff @(posedge clk, negedge n_reset)
    q <= d
```

- Code coverage would tell us that the line has been exercised
  - It won't tell us that we're forgotten to include the reset logic
- On the other hand, if the behaviour is not correct, we might see that one or more lines are never executed

# Functional Coverage

- SystemVerilog includes covergroups and coverpoints
- A `coverpoint` is something that is measured
- A `covergroup` is like a class and may contain several coverpoints
- The coverpoint collects the values that a signal or variable, etc. takes and puts these values into "bins"

# Example

- using the testbench from the last lecture

```
covergroup CovQ @(vif.ready) ;  
    coverpoint vif.qout;  
endgroup
```

- This is instantiated in the testbench initial block with:


```
CovQ ck;  
ck = new ();
```

- Could do this in the scoreboard or elsewhere



# Coverage Report

- In the coverage window, we see something like this:



|                              | Class Type | Coverage | Goal | % of Goal | Status                 | Included | M |
|------------------------------|------------|----------|------|-----------|------------------------|----------|---|
| TYPE CovQ                    |            | 6.25%    |      |           |                        |          |   |
| CVP CovQ::[#coverpoint_0#... |            | 6.25%    | 100  | 6.25%     | <div><div></div></div> | ✓        |   |
| INST Vtb/#ublk#1954#45/ck    |            | 6.25%    | 100  | 6.25%     | <div><div></div></div> | ✓        |   |
| CVP #coverpoint_0#           |            | 6.25%    | 100  | 6.25%     | <div><div></div></div> | ✓        |   |
| bin auto[0:1023]             |            | 8        | 1    | 100.00%   | <div><div></div></div> | ✓        |   |
| bin auto[1024:2047]          |            | 2        | 1    | 100.00%   | <div><div></div></div> | ✓        |   |
| bin auto[2048:3071]          |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[3072:4095]          |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[4096:5119]          |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[5120:6143]          |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[6144:7167]          |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[7168:8191]          |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[8192:9215]          |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[9216:10239]         |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[10240:11263]        |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[11264:12287]        |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[12288:13311]        |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[13312:14335]        |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[14336:15359]        |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |
| bin auto[15360:16383]        |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓        |   |


# Cover bins

- This report doesn't tell us much
- By default, 64 equal size bins are created.
  - In this case, each bin covers 1024 output values from a multiplier
  - Only the first two bins and the last two bins (not shown) have collected any samples.
- We could limit the collection to, say, 4 bins:

```
coverpoint vif.qout  
{  
    option.auto_bin_max = 4;  
}
```

# Cover bins

- This tells us that two of the automatic ranges are covered, but two are not
- Arguably, this is not useful for a multiplier
- We don't care about values – we care about corner cases



The screenshot shows the Covergroups tool interface with a table of coverage data. The table has columns: Name, Class Type, Coverage, Goal, % of Goal, Status, and Incl. The data is organized into a tree structure under the /tb testbench.

| Name                          | Class Type | Coverage | Goal | % of Goal | Status                 | Incl |
|-------------------------------|------------|----------|------|-----------|------------------------|------|
| /tb                           |            | 50.00%   |      |           |                        |      |
| TYPE CovQ                     |            | 50.00%   | 100  | 50.00%    | <div><div></div></div> | ✓    |
| CVP CovQ::[#coverpoint__0#... |            | 50.00%   | 100  | 50.00%    | <div><div></div></div> | ✓    |
| INST Vtb/#ublk#1954#47/ck     |            | 50.00%   | 100  | 50.00%    | <div><div></div></div> | ✓    |
| CVP #coverpoint__0#           |            | 50.00%   | 100  | 50.00%    | <div><div></div></div> | ✓    |
| bin auto[0:16383]             |            | 10       | 1    | 100.00%   | <div><div></div></div> | ✓    |
| bin auto[16384:32767]         |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓    |
| bin auto[32768:49151]         |            | 0        | 1    | 0.00%     | <div><div></div></div> | ✓    |
| bin auto[49152:65535]         |            | 10       | 1    | 100.00%   | <div><div></div></div> | ✓    |

# User defined bins

- We can define our own bins, and also warn against ignored and illegal values

```
covergroup CovKind;  
coverpoint tr.kind { //kind has 4 bits, 16 values  
    bins zero = {0}; // A bin for kind==0  
    bins lo = {[1:3]}; // 1 bin for values 1:3  
    ignore_bins ig = {4};  
    illegal_bins ill = {5};  
    bins hi[] = {[8:$]}; // 8 separate bins  
    bins misc = default; // 1 bin for all the rest  
}  
endgroup // CoverKind
```

# Cross Cover

- Cross cover – what values were seen at two or more cover points at the same time?

```
class Transaction;  
    rand bit [3:0] kind;  
    rand bit [2:0] port;  
endclass
```

```
Transaction tr;
```

```
covergroup CovPort;  
    kind: coverpoint tr.kind; // Create cover point kind  
    port: coverpoint tr.port // Create cover point port  
    cross kind, port; // Cross kind and port  
endgroup
```

# Cross Cover Report

Cumulative report for Transaction::CovPort

Summary:

Coverage: 95.83

Goal: 100

| Coverpoint           | Coverage | Goal | Weight |
|----------------------|----------|------|--------|
| kind                 | 100.00   | 100  | 1      |
| port                 | 100.00   | 100  | 1      |
| =====                |          |      |        |
| Cross                | Coverage | Goal | Weight |
| =====                |          |      |        |
| Transaction::CovPort | 87.50    | 100  | 1      |

Cross Coverage report

CoverageGroup: Transaction::CovPort

Cross: Transaction::CovPort

Summary

Coverage: 87.50

Goal: 100

Coverpoints Crossed: kind port

Number of Expected Cross Bins: 128

Number of User Defined Cross Bins: 0

Number of Automatically Generated Cross Bins: 112

Automatically Generated Cross Bins

| kind    | port    | # hits | at least |
|---------|---------|--------|----------|
| auto[0] | auto[0] | 1      | 1        |
| auto[0] | auto[1] | 4      | 1        |
| auto[0] | auto[2] | 3      | 1        |
| auto[0] | auto[5] | 1      | 1        |

...

# Constrained Random Test

- Verification (Test) sequences can be *directed* or *random*
  - Cross cover example showed coverage with respect to random patterns
  - But some random patterns may not be interesting, or may be meaningless
  - For example, suppose a test bench generates random instructions for testing a CPU
  - Instructions that access memory should only have meaningful memory addresses
    - Or, perhaps, we are only interested in out-of-range addresses

# Constraints

- Constraints can be declared on random values

```
rand logic [7:0]    ain;  
constraint a {ain <20; }
```

- Multiple constraints can be declared
  - This is more complicated than it appears
  - The simulator has to use a satisfiability (SAT) solver to ensure that the constraints are consistent and achievable



# Constraint example

```
typedef enum {ADD, SUB, DIV, MOV} inst_e;
```

```
rand int m_int;
```

```
rand bit[3:0] m_array[];
```

```
rand inst_e inst;
```

```
// Randomization constraints.
```

```
constraint c {
```

```
    m_int > 500;
```

```
    m_int <= 1000;
```

```
    m_array.size() < 5;
```

```
    inst inside {ADD, DIV};
```

```
    if (m_int > 700) {
```

```
        m_array.size() == 1; }
```

```
}
```

# Verification Summary

- Verification is difficult!
  - SystemVerilog for design is easy
    - Well-defined objective – synthesise hardware
    - Well-established models
  - SystemVerilog (or Python) for verification is hard
    - What are the objectives?
    - Methodologies are complex, intended for large teams, large designs
    - Relatively new approaches
    - Open source tools (Verilator) struggle with some constructs